This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hierarchical Discrete-Event Simulation on Hypercube Architectures
July/August 1990 (vol. 10 no. 4)
pp. 10-20

The simulation of systems that include components at varying levels of abstraction is addressed. A performance model of a hierarchical discrete-event simulation algorithm running on a hypercube architecture is presented. The model allows the performance impact of decisions made in the design of the parallel processor as well as in the design of the simulation algorithm to be examined. Three static component partitioning strategies are considered: random partitioning, heuristic partitioning, and simulated annealing. The performance model is applied to digital system simulation.

Citation:
Roger D. Chamberlain, Mark A. Franklin, "Hierarchical Discrete-Event Simulation on Hypercube Architectures," IEEE Micro, vol. 10, no. 4, pp. 10-20, July-Aug. 1990, doi:10.1109/40.57727
Usage of this product signifies your acceptance of the Terms of Use.