The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - March/April (1990 vol.10)
pp: 14-25
ABSTRACT
<p>A DRAM (dynamic RAM) with an on-chip cache, called the cache DRAM, has been proposed and fabricated. It is a hierarchical RAM containing a 1-Mb DRAM for the main memory and an 8-kb SRAM (static RAM) for cache memory. It uses a 1.2- mu m CMOS technology. Suitable for no-wait-state memory access in low-end workstations and personal computers, the chip also serves high-end systems as a secondary cache scheme. It is shown how the cache DRAM bridges the gap in speed between high-performance microprocessor units and existing DRAMs. The cache DRAM concept is explained, and its architecture is presented. The error checking and correction scheme used to improve the cache DRAM's reliability is described. Performance results for an experimental device are reported</p>
CITATION
Hideto Hidaka, Yoshio Matsuda, Mikio Asakura, Kazuyasu Fujishima, "The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory", IEEE Micro, vol.10, no. 2, pp. 14-25, March/April 1990, doi:10.1109/40.52944
18 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool