This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Analog VLSI Synaptic Matrices as Building Blocks for Neural Networks
November/December 1989 (vol. 9 no. 6)
pp. 56-63

An associative memory circuit that may let designers expand neural networks around a matrix of analog synapses is described. The architecture of the chip and its basic cell are discussed, and some SPICE simulation results are presented and compared with measures provided by the first prototype. In particular, the linearity and dynamic response of the complete chip, which includes an array of 25 synapses and two address decoders used for programming the weights, are examined.

Citation:
Olivier Rossetto, Christian Jutten, Jeanny Herault, Ingo Kreuzer, "Analog VLSI Synaptic Matrices as Building Blocks for Neural Networks," IEEE Micro, vol. 9, no. 6, pp. 56-63, Nov.-Dec. 1989, doi:10.1109/40.42987
Usage of this product signifies your acceptance of the Terms of Use.