This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Analog VLSI Implementation of Hopfield's Neural Network
November/December 1989 (vol. 9 no. 6)
pp. 46-55

The basic requirements for electronic implementations of the fully connected Hopfield network are examined, highlighting the reasons why the authors regard analog implementations as more appropriate. Analog VLSI networks are then discussed, with particular reference to the selection of memory points and the design of the synapse, and experimental results are given. A test chip containing 14 neurons and 196 synapses is described.

Citation:
Michel Verleysen, Paul G.A. Jespers, "An Analog VLSI Implementation of Hopfield's Neural Network," IEEE Micro, vol. 9, no. 6, pp. 46-55, Nov.-Dec. 1989, doi:10.1109/40.42986
Usage of this product signifies your acceptance of the Terms of Use.