This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming
May/June 1989 (vol. 9 no. 3)
pp. 26-44

A description is given of the Gmicro/FPU (floating-point unit), a chip that provides floating-point instructions for both the Gmicro/200 and the Gmicro/300 microprocessors. The VLSI central-processing-unit architecture, for which it is designed, defines 23 coprocessor instructions, some of which are designed to be used in the floating-point instructions. Some background information is given, and the requirements, architecture, implementation, and evaluation of the Gmicro/FPU are discussed.

Citation:
Shumpei Kawasaki, Mitsuru Watabe, Shigeki Morinaga, "A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming," IEEE Micro, vol. 9, no. 3, pp. 26-44, May-June 1989, doi:10.1109/40.31476
Usage of this product signifies your acceptance of the Terms of Use.