This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The TX1 32-Bit Microprocessor: Performance Analysis, and Debugging Support
March/April 1988 (vol. 8 no. 2)
pp. 37-46

The 32-bit TX1 microprocessor, developed to meet the architectural specification of Japan's TRON (The Real-Time-Operating Nucleus) project, has been given a loosely coupled pipeline structure to meet the demands of high-performance systems. The authors discuss the design architecture of the TX1, provide some performance analysis for the design, and describe the debugging feature provided on the processor. Results for several benchmark programs show that the average performance of the TX1 is over 5 MIPS (million instructions per second).

Citation:
Misao Miyata, Hidechika Kishigami, Kosei Okamoto, Shigeo Kamiya, "The TX1 32-Bit Microprocessor: Performance Analysis, and Debugging Support," IEEE Micro, vol. 8, no. 2, pp. 37-46, March-April 1988, doi:10.1109/40.528
Usage of this product signifies your acceptance of the Terms of Use.