This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Hardware Syntactic Analysis Processor
July/August 1987 (vol. 7 no. 4)
pp. 73-80
Mohammad Sanamrad, IBM Nordic Laboratories
Koichi Wada, University of Tsukuba
Haruya Matsumoto, Kobe University
An innovative algorithm for syntactic analysis could be the first step toward placing grammar on a chip.
Citation:
Mohammad Sanamrad, Koichi Wada, Haruya Matsumoto, "A Hardware Syntactic Analysis Processor," IEEE Micro, vol. 7, no. 4, pp. 73-80, July-Aug. 1987, doi:10.1109/MM.1987.304885
Usage of this product signifies your acceptance of the Terms of Use.