This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer
January/February 1987 (vol. 7 no. 1)
pp. 60-72
Kevin McNeley, Purdue University
Veljko Milutinovic, Purdue University
GaAs now allows up to 30K transistors per chip. With such a limitation, can you build a 32-bit CISC on a single GaAs chip? Yes, if you build a reduced instruction set computer and emulate the 32-bit CISC on it.
Citation:
Kevin McNeley, Veljko Milutinovic, "Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer," IEEE Micro, vol. 7, no. 1, pp. 60-72, Jan.-Feb. 1987, doi:10.1109/MM.1987.304939
Usage of this product signifies your acceptance of the Terms of Use.