This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Microprocessor-based Hypercube Supercomputer
September/October 1986 (vol. 6 no. 5)
pp. 6-17
John Hayes, University of Michigan
Trevor Mudge, University of Michigan
Quentin Stout, University of Michigan
Stephen Colley, NCUBE Corporation
John Palmer, NCUBE Corporation
Each node in the NCUBE/ten parallel processor is organized around a custom, VAX-like, 32-bit CPU chip. With 1024 nodes, the NCUBE/ten provides a throughput of 500 MELOPS.
Citation:
John Hayes, Trevor Mudge, Quentin Stout, Stephen Colley, John Palmer, "A Microprocessor-based Hypercube Supercomputer," IEEE Micro, vol. 6, no. 5, pp. 6-17, Sept.-Oct. 1986, doi:10.1109/MM.1986.304707
Usage of this product signifies your acceptance of the Terms of Use.