This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Yield learning perspectives
January 2012 (vol. 29 no. 1)
pp. 59-62
R. Aitken, ARM Inc., San Jose, CA, USA
At its core, yield has a simple definition: the fraction of total chips that are good. Yield learning is not about increasing yield for its own sake. Yield learning is about reducing the cost of a good chip. This benefits everyone involved: the company that builds the wafers, the one that sells the chips, and eventually the end user of whatever product the chip goes into. Yield learning is what keeps Moore's law going.
Index Terms:
integrated circuit yield,cost reduction,Moore's law,yield learning,cost reduction,wafer,Yield estimation,Circuit analysis,Estimation
Citation:
R. Aitken, "Yield learning perspectives," IEEE Design & Test of Computers, vol. 29, no. 1, pp. 59-62, Jan. 2012, doi:10.1109/MDT.2011.2179350
Usage of this product signifies your acceptance of the Terms of Use.