This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Data Reorganization and Prefetching of Pointer-Based Data Structures
July/August 2011 (vol. 28 no. 4)
pp. 38-47
Joonseok Park, Inha University
Pedro C. Diniz, University of Southern California

Editor's note:

The significant acceleration of code containing pointer-based data structures is beyond the reach of most high-level synthesis tools, yet a large amount of legacy scientific computing code contains these structures. This article presents a method to cope with such code within a reconfigurable computing context.

—George A. Constantinides (Imperial College London) and Nicola Nicolici (McMaster University)

1. P. Diniz and J. Park, "Data Reorganization Engines for the Next Generation of FPGAs," Proc. ACM/SIGDA Symp. Field-Programmable Gate Arrays (FPGA 02), ACM Press, 2002, pp. 100-110.
2. J. Smith and S. Chang, "Quad-Tree Segmentation for Texture-Based Image Query," Proc. ACM Conf. Multimedia (MM 94), ACM Press, 1994, pp. 279-286.
1. M. Gokhale and J. Stone, "Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks," Proc. IEEE Symp. FPGAs for Custom Computing Machines (FCCM 99), IEEE CS Press, 1999, pp. 63-69.
2. J. Simsa and S. Singh, "Designing Hardware with Dynamic Memory Abstraction," Proc. ACM/SIGDA Symp. Field-Programmable Gate Arrays (FPGA 10), ACM Press, 2010, pp. 69-72.
3. M. Kato and C. Lo, "Hardware Solution to Java Compress Heap," Proc. IEEE Symp. FPGAs for Custom Computing Machines (FCCM 05), IEEE CS Press, 2005, pp. 307-308.
4. B. Cook et al., "Finding Heap-Bounds for Hardware Synthesis," Proc. Formal Methods in Computer-Aided Design Conf. (FMCAD 09), IEEE CS Press, 2009, pp. 205-212.
5. E. Chung et al., "CoRAM: An In-Fabric Memory Architecture for FPGA-Based Computing," Proc. ACM/SIGDA Symp. Field-Programmable Gate Arrays (FPGA 11), ACM Press, 2011, pp. 97-106.
6. R. Mueller et al., "Data Processing on FPGAs," Proc. ACM Conf. Very Large Data Bases (VLDB 09), ACM Press, 2009, pp. 910-921.
7. J. Jean et al., "Query Processing with an FPGA Coprocessor Board," Proc. Int'l Conf. Eng. Reconfigurable Systems and Algorithms (ERSA 01), 2001; http://www.cs.wright.edu/people/faculty/ gdongRelQoptimizeFPGA.pdf.

Index Terms:
design and test, reconfigurable hardware, FPGAs, data reorganization, memory controls
Citation:
Joonseok Park, Pedro C. Diniz, "Data Reorganization and Prefetching of Pointer-Based Data Structures," IEEE Design & Test of Computers, vol. 28, no. 4, pp. 38-47, July-Aug. 2011, doi:10.1109/MDT.2011.45
Usage of this product signifies your acceptance of the Terms of Use.