This Article 
 Bibliographic References 
 Add to: 
Automatic Test Wrapper Synthesis for a Wireless ATE Platform
May/June 2010 (vol. 27 no. 3)
pp. 31-41
Chun-Yu Yang, National Tsing Hua University, Taiwan
Ying-Yen Chen, National Tsing Hua University, Taiwan
Sung-Yu Chen, National Tsing Hua University, Taiwan
Jing-Jia Liou, National Tsing Hua University, Taiwan

To ensure reliable test data communication in a wireless test system, information can be encapsulated in packets equipped with error correction and retransmission capability. Systems employing such an approach require a complex test interface (test wrapper) to bridge communication and test modules. This article proposes a modular test wrapper design and an automation tool to create a wrapper for a target circuit under test and associated test program.

1. J. Jahangiri et al., "Achieving High Test Quality with Reduced Pin Count Testing," Proc. IEEE Asia Test Symp., IEEE Press, 2005, pp. 312-317.
2. V. Iyengar, K. Chakrabarty, and B.T. Murray, "Huffman Encoding of Test Sets for Sequential Circuits," IEEE Trans. Instrumentation and Measurement, vol. 47, no. 1, 1998, pp. 21-25.
3. C.-W. Wu et al., "The HOY Tester—Can IC Testing Go Wireless?" Proc. Int'l Symp. VLSI Design, Automation and Test, IEEE Press, 2006, pp. 183-186.
4. P.-K. Chen, Y.-T. Hsing, and C.-W. Wu, "On Feasibility of HOY—A Wireless Test Methodology for VLSI Chips and Wafers," Proc. Int'l Symp. VLSI Design, Automation and Test, IEEE Press, 2006, pp. 243-246.
5. J.-J. Liou et al., "A Prototype of a Wireless-Based Test System," Proc. IEEE Int'l SoC Conf. (SOCC 07), IEEE Press, 2007, pp. 225-228.
6. B. Moore et al., "High Throughput Non-contact SiP Testing," Proc. Int'l Test Conf. (ITC 07), IEEE CS Press, 2007, pp. 328-337.
7. B. Moore, M. Margala, and C. Backhouse, "Design of Wireless On-Wafer Submicron Characterization System," IEEE Trans. VLSI Systems, vol. 13, no. 2, 2005, pp. 169-180.
8. IEEE Std. 1450.6-2005, Standard Test Interface Language (STIL) for Digital Test Vector Data—Core Test Language (CTL), IEEE, 2005.
9. IEEE Std. 1500-2005, Testability Method for Embedded Core-Based Integrated Circuits, IEEE, 2005.
10. C.E. Cummings, "Synthesis and Scripting Techniques for Designing Multi-asynchronous Clock Designs," SNUG (Synopsys User Group) 2001, User Papers, Section MC1, 3rd paper; default.aspx.
11. C.-P. Su et al., "A High-Throughput Low-Cost AES Processor," IEEE Comm. Magazine, vol. 41, no. 12, 2003, pp. 86-91.

Index Terms:
design and test, test program generation, test wrapper synthesis, Core Test Language, wireless test system
Chun-Yu Yang, Ying-Yen Chen, Sung-Yu Chen, Jing-Jia Liou, "Automatic Test Wrapper Synthesis for a Wireless ATE Platform," IEEE Design & Test of Computers, vol. 27, no. 3, pp. 31-41, May-June 2010, doi:10.1109/MDT.2010.59
Usage of this product signifies your acceptance of the Terms of Use.