The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - May/June (2010 vol.27)
pp: 4-19
Dimitris Gizopoulos , University of Piraeus, Piraeus
Ernesto Sanchez , Politecnico di Torino, Torino
Mihalis Psarakis , University of Piraeus, 18534
ABSTRACT
<p>This article discusses the potential role of software-based self-testing in the microprocessor test and validation process, as well as its supplementary role in other classic functional- and structural-test methods. In addition, the article proposes a taxonomy for different SBST methodologies according to their test program development philosophy, and summarizes research approaches based on SBST techniques for optimizing other key aspects.</p>
INDEX TERMS
design and test, microprocessor test, software-based self-test, SBST
CITATION
Dimitris Gizopoulos, Ernesto Sanchez, Mihalis Psarakis, "Microprocessor Software-Based Self-Testing", IEEE Design & Test of Computers, vol.27, no. 3, pp. 4-19, May/June 2010, doi:10.1109/MDT.2010.5
REFERENCES
1. S.M. Thatte and J.A. Abraham, "Test Generation for Microprocessors," IEEE Trans. Computers, vol. 29, no. 6, 1980, pp. 429-441.
2. P. Parvathala, K. Maneparambil, and W. Lindsay, "FRITS: A Microprocessor Functional BIST Method," Proc. Int'l Test Conf. (ITC 02), IEEE CS Press, 2002, pp. 590-598.
3. I. Bayraktaroglu, J. Hunt, and D. Watkins, "Cache Resident Functional Microprocessor Testing: Avoiding High Speed IO Issues," Proc. Int'l Test. Conf. (ITC 06), IEEE CS Press, 2006, pp. 769-775.
4. Y.-S. Chang et al., "Transition Tests for High Performance Microprocessors," Proc. 23rd IEEE VLSI Test Symp. (VTS 05), IEEE CS Press, 2005, pp. 29-34.
5. M. Tripp, S. Picano, and B. Schnarch, "Drive Only At Speed Functional Testing: One of the Techniques Intel Is Using to Control Test Costs," Proc. Int'l Test Conf. (ITC 05), vol. 2, IEEE CS Press, 2005, pp. 129-136.
6. J. Shen and J.A. Abraham, "Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation," Proc. Int'l Test Conf. (ITC 98), IEEE CS Press, 1998, pp. 990-999.
7. F. Corno et al., "Automatic Test Program Generation: A Case Study," IEEE Design & Test, vol. 21, no. 2, 2004, pp. 102-109.
8. S. Gurumurthy, S. Vasudevan, and J.A. Abraham, "Automatic Generation of Instruction Sequences Targeting Hard-to-Detect Structural Faults in a Processor," Proc. Int'l Test Conf. (ITC 06), vol. 2, IEEE CS Press, 2006, pp. 776-784.
9. L. Lingappan and N.K. Jha, "Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 15, no. 5, 2007, pp. 518-530.
10. L. Chen et al., "A Scalable Software-Based Self-Test Methodology for Programmable Processors," Proc. 40th Design Automation Conf. (DAC 03), ACM Press, 2003, pp. 548-553.
11. C.H.-P. Wen, L.-C. Wang, and K.-T. Cheng, "Simulation-Based Functional Test Generation for Embedded Processors," IEEE Trans. Computers, vol. 55, no. 11, 2006, pp. 1335-1343.
12. N. Kranitis et al., "Software-Based Self-Testing of Embedded Processors," IEEE Trans. Computers, vol. 54, no. 4, 2005, pp. 461-475.
13. D. Gizopoulos et al., "Systematic Software-Based Self-Test for Pipelined Processors," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 16, no. 11, 2008, pp. 1441-1453.
14. H. Rizk, C. Papachristou, and F. Wolff, "Designing Self Test Programs for Embedded DSP Cores," Proc. Design, Automation and Test in Europe Conf. (DATE 04), vol. 2, IEEE CS Press, 2004, pp. 816-821.
15. C.-H. Chen et al., "Software-Based Self-Testing with Multiple-Level Abstractions for Soft Processor Cores," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 15, no. 5, 2007, pp. 505-517.
16. A. Krstic et al., "Embedded Software-Based Self-Test for Programmable Core-Based Designs," IEEE Design & Test, vol. 19, no. 4, 2002, pp. 18-27.
17. K. Batcher and C. Papachristou, "Instruction Randomization Self Test for Processor Cores," Proc. 17th IEEE VLSI Test Symp. (VTS 99), IEEE CS Press, 1999, pp. 34-40.
18. W.-C. Lai and K.-T. Cheng, "Instruction-Level DFT for Testing Processor and IP Cores in System-on-a Chip," Proc. 38th Design Automation Conf. (DAC 01), ACM Press, 2001, pp. 59-64.
19. M. Nakazato et al., "Design for Testability of Software-Based Self-Test for Processors," Proc. 15th Asian Test Symp. (ATS 06), IEEE CS Press, 2006, pp. 375-380.
20. K. Christou et al., "A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions," Proc. 26th IEEE VLSI Test Symp. (VTS 08), IEEE CS Press, 2008, pp. 389-394.
21. V. Singh et al., "Instruction-Based Self-Testing of Delay Faults in Pipelined Processors," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 14, no. 11, 2006, pp. 1203-1215.
22. S. Gurumurthy et al., "Automatic Generation of Instructions to Robustly Test Delay Defects in Processors," Proc. 12th IEEE European Test Symp. (ETS 07), IEEE CS Press, 2007, pp. 173-178.
23. M. Hatzimihail et al., "A Methodology for Detecting Performance Faults in Microprocessors via Performance Monitoring Hardware," Proc. Int'l Test Conf. (ITC 07), vol. 2, IEEE CS Press, 2007, pp. 802-811.
24. J. Zhou and H.-J. Wunderlich, "Software-Based Self-Test of Processors under Power Constraints," Proc. Design, Automation and Test in Europe Conf. (DATE 06), 2006, pp. 430-435.
25. A. Merentitis et al., "Low Energy On-line SBST of Embedded Processors," Proc. Int'l Test Conf. (ITC 08), IEEE CS Press, 2008, paper 12.1.
26. A. Apostolakis et al., "Test Program Generation for Communication Peripherals in Processor-Based SoC Devices," IEEE Design & Test, vol. 26, no. 2, 2009, pp. 52-63.
27. L. Chen and S. Dey, "Software-Based Diagnosis for Processors," Proc. 39th Design Automation Conf. (DAC 02), ACM Press, 2002, pp. 259-262.
28. P. Bernardi et al., "An Effective Technique for the Automatic Generation of Diagnosis-Oriented Programs for Processor Cores," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 3, 2008, pp. 570-574.
29. A. Paschalis and D. Gizopoulos, "Effective Software-Based Self-Test Strategies for On-line Periodic Testing of Embedded Processors," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, 2005, pp. 88-99.
30. D. Gizopoulos, "Online Periodic Self-Test Scheduling for Real-Time Processor-Based Systems Dependability Enhancement," IEEE Trans. Dependable and Secure Computing, vol. 6, no. 2, 2009, pp. 152-158.
31. A. Apostolakis et al., "Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors," IEEE Trans. Computers, vol. 58, no. 12, 2009, pp. 1682-1694.
32. A. Apostolakis et al., "Exploiting Thread-Level Parallelism in Functional Self-Testing of CMT Processors," Proc. IEEE European Test Symp. (ETS 09), IEEE CS Press, 2009, pp. 33-38.
33. O. Guzey, L.-C. Wang, and J. Bhadra, "Enhancing Signal Controllability in Functional Test-Benches through Automatic Constraint Extraction," Proc. Int'l Test Conf. (ITC 07), vol. 1, IEEE CS Press, 2007, pp. 515-524.
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool