|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Paolo Prinetto, "Are IEEE-1500-Compliant Cores Really Compliant to the Standard?," IEEE Design & Test of Computers, vol. 26, no. 3, pp. 16-24, May/June, 2009. | |||
| BibTex | x | ||
| @article{ 10.1109/MDT.2009.46, author = {Alfredo Benso and Alberto Bosio and Stefano Di Carlo and Paolo Prinetto}, title = {Are IEEE-1500-Compliant Cores Really Compliant to the Standard?}, journal ={IEEE Design & Test of Computers}, volume = {26}, number = {3}, issn = {0740-7475}, year = {2009}, pages = {16-24}, doi = {http://doi.ieeecomputersociety.org/10.1109/MDT.2009.46}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - IEEE Design & Test of Computers TI - Are IEEE-1500-Compliant Cores Really Compliant to the Standard? IS - 3 SN - 0740-7475 SP16 EP24 EPD - 16-24 A1 - Alfredo Benso, A1 - Alberto Bosio, A1 - Stefano Di Carlo, A1 - Paolo Prinetto, PY - 2009 KW - IEEE 1500 KW - functional verification KW - simulation KW - SoC VL - 26 JA - IEEE Design & Test of Computers ER - | |||
Editor's note:
Functional verification of complex SoC designs is a challenging task, which fortunately is increasingly supported by automation. This article proposes a verification component for IEEE Std 1500, to be plugged into a commercial verification tool suite.
1. IEEE Std 1500, Testability Method for Embedded Core-Based Integrated Circuits, IEEE, 2005.
2. Y. Zorian and A. Yessayan, "IEEE 1500 Utilization in SoC Design and Test," Proc. Int'l Test Conf. (ITC 05), IEEE CS Press, 2005, pp. 543-552.
3. IEEE Std 1450.6, Core Test Language, IEEE, 2005.
4. D. Appello et al., "A P1500 Compliant BIST-Based Approach to Embedded RAM Diagnosis," Proc. 10th IEEE Asian Test Symp. (ATS 01), IEEE CS Press, 2001, pp. 97-102.
5. S. Diamantidis, I. Diamantidis, and T. Oikonomou, "A Unified DFT Verification Methodology," Proc. IP-Based SoC Design (IP/SOC 05), EE Times, 2005; http://www.us.design-reuse.comipsoc2005.
6. I. Diamantidis, T. Oikonomou, and S. Diamantidis, "Towards an IEEE P1500 Verification Infrastructure: A Comprehensive Approach," Proc. 3rd IEEE Int'l Workshop on Infrastructure IP, IEEE Press, 2005, pp. 22-30.
7. T. Oikonomou, I. Diamantidis, and S. Diamantidis, "Coverage Driven Verification of IEEE P1500-Compliant Embedded Core Test Infrastructures," Globetech Solutions, 2005; http://www.globetechsolutions.comindex. php?module=uploads&func=download&fileId=40 .
8. A. Benso et al., "IEEE Std 1500 Compliance Verification for Embedded Cores," IEEE Trans. VLSI Systems, vol. 16, no. 4, 2008, pp. 397-407.
9. IEEE Std 1647, Functional Verification Language 'e', IEEE, 2006.
10. N. Wirth, Compiler Construction, Addison-Wesley, 1996.
11. A. Piziali, Functional Verification Coverage Measurement and Analysis, Springer, 2004.