The Community for Technology Leaders
RSS Icon
Issue No.02 - March/April (2009 vol.26)
pp: 64-73
Li-Ming Denq , National Tsing Hua University
Yu-Tsao Hsing , National Tsing Hua University
Cheng-Wen Wu , National Tsing Hua University
<p>Many embedded memories in SoCs have wide data words, leading to a high routing penalty in the BIST circuits. This novel hybrid BIST architecture reduces this routing penalty, while allowing at-speed test and diagnosis of memory cores. The MECA system facilitates mapping the diagnostic syndrome to the memory cell's defect information. A failure bitmap viewer provides visual information for design and process diagnostics.</p>
routing penalty, at-speed testing, hybrid BIST, diagnostic syndrome, failure bitmap, yield enhancement, MECA system, routing-area overhead
Li-Ming Denq, Yu-Tsao Hsing, Cheng-Wen Wu, "Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories", IEEE Design & Test of Computers, vol.26, no. 2, pp. 64-73, March/April 2009, doi:10.1109/MDT.2009.37
1. L.-T. Wang, C.-W. Wu, and X. Wen eds., , VLSI Test Principles and Architectures: Design for Testability, Morgan Kaufmann, 2006.
2. C.-T. Huang et al., "A Programmable BIST Core for Embedded DRAM," IEEE Design &Test, vol. 16, no. 1, 1999, pp. 59-70.
3. R.C. Aitken, "A Modular Wrapper Enabling High Speed BIST and Repair for Small Wide Memories," Proc. Int'l Test Conf. (ITC 04), IEEE CS Press, 2004, pp. 997-1005.
4. D.C. Huang and W.B. Jone, "A Parallel Built-in Self-Diagnostic Method for Embedded Memory Arrays," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, 2002, pp. 449-465.
5. A. Benso et al., "Programmable Built-in Self-Testing of Embedded RAM Clusters in System-on-Chip Architectures," IEEE Comm. Magazine, vol. 41, no. 9, 2003, pp. 90-97.
6. B. Wang and Q. Xu, "Test/Repair Area Overhead Reduction for Small Embedded SRAM," Proc. 15th IEEE Asian Test Symp. (ATS 06), IEEE CS Press, 2006, pp. 37-42.
7. I. Schanstra et al., "Semiconductor Manufacturing Process Monitoring Using Built-in Self-Test for Embedded Memories," Proc. Int'l Test Conf. (ITC 98), IEEE CS Press, 1998, pp. 872-881.
8. J.T. Chen et al., "Enabling Embedded Memory Diagnosis via Test Response Compression," Proc. 19th IEEE VLSI Test Symp. (VTS 01), IEEE CS Press, 2001, pp. 292-298.
9. J. Segal et al., "Using Electrical Bitmap Results from Embedded Memory to Enhance Yield," IEEE Design &Test, vol. 15, no. 3, 2001, pp. 28-39.
10. C.-F. Wu et al., "Fault Simulation and Test Algorithm Generation for Random Access Memories," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, 2002, pp. 480-490.
11. C.-W. Wang et al., "Fault Pattern Oriented Defect Diagnosis for Memories," Proc. Int'l Test Conf. (ITC 03), IEEE CS Press, 2003, pp. 29-38.
14 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool