|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Lucía Costas-Pérez, Juan J. Rodríguez-Andina, "Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems," IEEE Design & Test of Computers, vol. 26, no. 1, pp. 60-67, January/February, 2009. | |||
| BibTex | x | ||
| @article{ 10.1109/MDT.2009.6, author = {Lucía Costas-Pérez and Juan J. Rodríguez-Andina}, title = {Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems}, journal ={IEEE Design & Test of Computers}, volume = {26}, number = {1}, issn = {0740-7475}, year = {2009}, pages = {60-67}, doi = {http://doi.ieeecomputersociety.org/10.1109/MDT.2009.6}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - IEEE Design & Test of Computers TI - Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems IS - 1 SN - 0740-7475 SP60 EP67 EPD - 60-67 A1 - Lucía Costas-Pérez, A1 - Juan J. Rodríguez-Andina, PY - 2009 KW - dependability KW - concurrent error detection KW - system-level error detection KW - digital-signal processing KW - wavelet transform KW - CED VL - 26 JA - IEEE Design & Test of Computers ER - | |||
1. C. Constantinescu,"Impact of Deep Submicron Technology on Dependability of VLSI Circuits," Proc. Int'l Conf. Dependable Systems and Networks (DSN 02), IEEE CS Press, 2002, pp. 205-209.
2. R. Bauman,"Soft Errors in Advanced Computer Systems," IEEE Design &Test, vol. 22, no. 3, May-June 2005, pp. 258-266.
3. S. Mitra, N.R. Saxena, and E.J. McCluskey, "Fault Escapes in Duplex Systems," Proc. IEEE Very Large Scale Integration (VLSI) Test Symp. (VTS 00), IEEE CS Press, 2000, pp. 453-458.
4. Y. Makris, I. Bayraktaroglu, and A. Orailoglu, "Enhancing Reliability of RTL Controller-Datapath Circuits via Invariant-Based Concurrent Test," IEEE Trans. Reliability, vol. 53, no. 2, June 2004, pp. 269-278.
5. A.L.N. Reddy and P. Banerjee, "Algorithm-Based Fault Detection for Signal Processing Applications," IEEE Trans. Computers, vol. 39, no. 10, Oct. 1990, pp. 1304-1308.
6. G. Neuberger, F.G. de Lima Kastensmidt, and R. Reis, "An Automatic Technique for Optimizing Reed-Solomon Codes to Improve Fault Tolerance in Memories," IEEE Design &Test, vol. 22, no. 1, Jan.-Feb. 2005, pp. 50-58.
7. S. Almukhaizim, P. Drienas, and Y. Makris, "On Concurrent Error Detection with Bounded Latency in FSMs," Proc. Design, Automation and Test in Europe (DATE 04), IEEE CS Press, 2004, pp. 596-603.
8. G.C. Cardarilli et al., "Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed Digit-Based Adders," IEEE Trans. Computers, vol. 55, no. 5, May 2006, pp. 534-540.
9. S. Fernandez-Gomez, J.J. Rodriguez-Andina, and E. Mandado, "Concurrent Error Detection in Block Ciphers," Proc. Int'l Test Conf. (ITC 00), IEEE CS Press, 2000, pp. 979-984.
10. P.G. Lemarié and Y. Meyer, "Ondelettes et Bases Hilbertiennes" ["Wavelets and Hilbert Bases"], Revista Matemática Iberoamericana [Ibero-American Mathematics Magazine], vol. 2, nos. 1-2, 1986, pp. 1-18 (in French).
11. E.P. Simoncelli and R.W. Buccigrossi, "Image Compression via Joint Statistical Characterization in the Wavelet Domain," IEEE Trans. Image Processing, vol. 8, no. 12, Dec. 1999, pp. 1688-1701.
12. L. Costas and J.J. Rodriguez-Andina, "Characterization of Wavelet-Based Image Coding Systems for Algorithmic Fault Detection," Proc. Euromicro Int'l Conf. on Digital System Design (DSD 05), IEEE CS Press, 2005, pp. 64-71.