The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - May-June (2008 vol.25)
pp: 240-248
Ruifeng Guo , Mentor Graphics
Yu Huang , Mentor Graphics
James Chien-Mo Li , National Taiwan University
ABSTRACT
Scan-based testing has proven to be a cost-effective method for achieving good test coverage in digital circuits. The Achilles heel in the application of scan-based testing is the integrity of the scan chains. From 10% to 30% of all defects cause scan chains to fail, and chain failures account for almost 50% of chip failures. Therefore, scan chain failure diagnosis is important for effective scan-based testing. Chain patterns alone are sufficient to determine the fault type, but they are insufficient to pinpoint the index of a failing flip-flop. This is the fundamental motivation for chain failure diagnosis, which is the process of identifying one or multiple defective scan cells in a scan chain or defective scan-enable or clock signals. This article surveys chain fault diagnosis techniques. The authors classify these techniques into three categories: tester based, hardware based, and software based.
INDEX TERMS
scan chain, chain diagnosis, survey, chain pattern, scan pattern, chain failure
CITATION
Ruifeng Guo, Yu Huang, James Chien-Mo Li, "Survey of Scan Chain Diagnosis", IEEE Design & Test of Computers, vol.25, no. 3, pp. 240-248, May-June 2008, doi:10.1109/MDT.2008.83
REFERENCES
1. S. Kundu, "On Diagnosis of Faults in a Scan-Chain," Proc. 11th Ann. IEEE VLSI Test Symp. (VTS 93), IEEE Press, 1993, pp. 303-308.
2. R. Guo and S. Venkataranman, "A Technique for Fault Diagnosis of Defects in Scan Chains," Proc. Int'l Test Conf. (ITC 01), IEEE CS Press, 2001, pp. 268-277.
3. J.-S Yang and S.-Y Huang, "Quick Scan Chain Diagnosis Using Signal Profiling," Proc. Int'l Conf. Computer Design (ICCD 05), IEEE CS Press, 2005, pp. 157-160.
4. K. Stanley, "High Accuracy Flush-and-Scan Software Diagnostic," IEEE Design &Test, vol. 18, no. 6, Nov.-Dec. 2001, pp. 56-62.
5. Y. Huang et al., "Statistical Diagnosis for Intermittent Scan Chain Hold-Time Fault," Proc. Int'l Test Conf. (ITC 03), IEEE CS Press, 2003, pp. 319-328.
6. K. De and A. Gunda, "Failure Analysis for Full-Scan Circuits," Proc. Int'l Test Conf. (ITC 95), IEEE Press, 1995, pp. 636-645.
7. P. Song et al., "A Novel Scan Chain Diagnostics Technique Based on Light Emission from Leakage Current," Proc. Int'l Test Conf. (ITC 04), IEEE CS Press, 2004, pp. 140-147.
8. F. Stellari et al., "Broken Scan Chain Diagnostics Based on Time-Integrated and Time-Dependent Emission Measurements," Proc. 30th Int'l Symp. Testing and Failure Analysis (ISTFA 04), ASM Int'l, 2004, pp. 52-57.
9. F. Motika et al., AC Scan Diagnostic Method, US patent 6516432, Patent and Trademark Office, 2003.
10. F. Motika, P.J. Nigh, and P. Song, Stuck-At Fault Scan Chain Diagnostic Method, US patent 7010735, Patent and Trademark Office, 2006.
11. C.L. Kong and M.R. Islam, "Diagnosis of Multiple Scan Chain Faults," Proc. Int'l Symp. Testing and Failure Analysis (ISTFA 05), ASM Int'l, 2005, pp. 510-516.
12. J. Hirase, N. Shindou, and K. Akahori, "Scan Chain Diagnosis Using IDDQ Current Measurement," Proc. Asian Test Symp. (ATS 99), IEEE CS Press, 1999, pp. 153-157.
13. J.L. Schafer, F.A. Policastri, and R.J. McNulty, "Partner SRLs for Improved Shift Register Diagnostics," Proc. 10th IEEE VLSI Test Symp. (VTS 92), IEEE Press, 1992, pp. 198-201.
14. S. Edirisooriya and G. Edirisooriya, "Diagnosis of Scan Path Failures," Proc. 13th IEEE VLSI Test Symp. (VTS 95), IEEE Press, 1995, pp. 250-255.
15. G. Edirisooriya and S. Edirisooriya, "Scan Chain Fault Diagnosis with Fault Dictionaries," Proc. Int'l Symp. Circuits and Systems (ISCAS 95), IEEE Press, 1995, pp. 1912-1915.
16. S. Narayanan and A. Das, "An Efficient Scheme to Diagnose Scan Chains," Proc. Int'l Test Conf. (ITC 97), IEEE CS Press, 1997, pp. 704-713.
17. S. Narayanan and A. Das, Flip-Flop Design and Technique for Scan Chain Diagnosis, US patent 5881067, Patent and Trademark Office, 1999.
18. Y. Wu, "Diagnosis of Scan Chain Failures," Proc. Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT 98), IEEE Press, 1998, pp. 217-222.
19. P. Song, "A New Scan Structure for Improving Scan Chain Diagnosis and Delay Fault Coverage," Proc. 9th IEEE North Atlantic Test Workshop (NATW 00), 2000, pp. 14-18, http://www.ele.uri.edunatw00.
20. F. Motika, P.J. Nigh, and P.T. Tran, Diagnostic Method for Structural Scan Chain Designs, US patent 6961886, Patent and Trademark Office, 2005.
21. R.C. Tekumulla and D. Lee, "On Identifying and Bypassing Faulty Scan Segments," Proc. 16th IEEE North Atlantic Test Workshop (NATW 07), 2007, pp. 134-143, http://www.ee.duke.edu/NATW2007.
22. R. Guo and S. Venkataraman, "A New Technique for Scan Chain Failure Diagnosis," Proc. Int'l Symp. Testing and Failure Analysis (ISTFA 02), ASM Int'l, 2002, pp. 723-732.
23. R. Guo and S. Venkataraman, "An Algorithmic Technique for Diagnosis of Faulty Scan Chains," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 9, Sept. 2006, pp. 1861-1867.
24. Y.-L Kao, W.-S Chuang, and J.C.-M Li, "Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis," Proc. Int'l Test Conf. (ITC 06), IEEE CS Press, 2006, paper 297659 (9 pp.).
25. Y. Huang, "Dynamic Learning Based Scan Chain Diagnosis," Proc. Design, Automation and Test in Europe Conf. (DATE 07), IEEE CS Press, 2007, pp. 510-515.
26. Y. Huang et al., "Efficient Diagnosis for Multiple Intermittent Scan Chain Hold-Time Faults," Proc. 12th Asian Test Symp. (ATS 03), 2003, pp. 44-49.
27. Y. Huang, W.-T Cheng, and G. Crowell, "Using Fault Model Relaxation to Diagnose Real Scan Chain Defects," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC 05), IEEE Press, 2005, pp. 1176-1179.
28. Y. Huang, W.-T Cheng, and J. Rajski, "Compressed Pattern Diagnosis for Scan Chain Failures," Proc. Int'l Test Conf. (ITC 05), IEEE CS Press, 2005, pp. 751-759.
29. Y. Huang and K. Gallie, "Diagnosis of Defect on Scan Enable Tree," Proc. 2nd Int'l Workshop Silicon Debug and Diagnosis (SDD 05),, 2005; , http://evia.ucsd.edu/conferences/sdd/05index.html .
30. Y. Huang and K. Gallie, "Diagnosis of Defects on Scan Enable and Clock Trees," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE CS Press, vol. 1, 2006, pp. 436-437.
31. G.A. Sarrica and B.R. Kessler, "Theory and Implementation of LSSD Scan Ring &STUMPS Channel Test and Diagnosis," Proc. 13th IEEE/CHMT Int'l Electronics Manufacturing Technology Symp., IEEE Press, 1992, pp. 195-200.
32. Y. Huang et al., "Diagnosis with Limited Failure Information," Proc. Int'l Test Conf. (ITC 06), IEEE CS Press, 2006, paper 297660 (10 pp.).
33. Y. Huang et al., "Diagnose Compound Scan Chain and System Logic Defects," Proc. Int'l Test Conf. (ITC 07), IEEE CS Press, 2007, paper 4437578 (10 pp.).
34. Y. Huang et al., "Diagnosing DACS (Defects That Affect Scan Chain and System Logic)," Proc. 30th Int'l Symp. Testing and Failure Analysis (ISTFA 04), ASM Int'l, 2004, pp. 191-196.
35. I. Ahmed et al., "Yield Improvement with Compressed Pattern Diagnosis," Proc. 3rd IEEE Int'l Workshop Silicon Debug and Diagnosis (SDD 06), , 2006; , http://evia.ucsd.edu/conferences/sdd/06index.html .
36. Y. Huang et al., "Intermittent Scan Chain Fault Diagnosis Based on Signal Probability Analysis," Proc. Design, Automation and Test in Europe Conf. (DATE 04), IEEE CS Press, vol. 2, 2004, pp. 1072-1077.
37. R. Guo, R. Huang, and W.-T Cheng, "Fault Dictionary Based Scan Chain Failure Diagnosis," Proc. 16th Asian Test Symp. (ATS 07), IEEE CS Press, 2007, pp. 45-50.
38. S. Kundu, "Diagnosing Scan Chain Faults," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, Dec. 1994, pp. 512-516.
39. O.P. Forlenza et al., Look Ahead Scan Chain Diagnostic Method, US patent 6308290, Patent and Trademark Office, 2001.
40. A.C. Anderson et al., Method, Apparatus, and Computer Program Product for Implementing Deterministic Based Broken Scan Chain Diagnostics, US patent application 20050229057, Patent and Trademark Office, 2005.
41. V. Brunkhorst et al., Method for Optimizing a Set of Scan Diagnostic Patterns, US patent 6996791, Patent and Trademark Office, 2006.
42. E. Hsu, S.-Y Huang, and C.-W Tzeng, "A New Robust Paradigm for Diagnosing Hold-Time Faults in Scan Chains," Proc. IEEE Int'l Symp. VLSI Design, Automation and Test (VLSI-DAT 06), IEEE Press, 2006, pp. 171-174.
43. C.-W Tzeng and S.-Y Huang, "Diagnosis by Image Recovery: Finding Mixed Multiple Timing Faults in a Scan Chain," IEEE Trans. Circuits and Systems II, vol. 54, no. 8, Aug. 2007, pp. 690-694.
44. C.-W Tzeng, J.-J Hsu, and S.-Y Huang, "A Robust Paradigm for Diagnosing Hold-Time Faults in Scan Chains," IET Proc. Computers and Digital Techniques, vol. 1, no. 6, 2007, pp. 706-715.
45. J.C.-M Li, "Diagnosis of Single Stuck-At Faults and Multiple Timing Faults in Scan Chains," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, June 2005, pp. 708-718.
46. J.C.-M Li, "Diagnosis of Multiple Hold-Time and Setup-Time Faults in Scan Chains," IEEE Trans. Computers, vol. 54, no. 11, Nov. 2005, pp. 1467-1472.
47. A. Crouch, "Debugging and Diagnosing Scan Chains," Electronic Device Failure Analysis, vol. 7, no. 1, Feb. 2005, pp. 16-24.
48. O. Sinanoglu and P. Schremmer, "Diagnosis, Modeling and Tolerance of Scan Chain Hold-Time Violations," Proc. Design, Automation and Test in Europe Conf. (DATE 07), IEEE CS Press, 2007, pp. 516-521.
49. R. Guo, Y. Huang, and W.-T Cheng, "A Complete Test Set to Diagnose Scan Chain Failures," Proc. Int'l Test Conf. (ITC 07), IEEE Press, 2007, paper 4437579 (10 pp.).
18 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool