|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Kip Killpack, Suriyaprakash Natarajan, Arun Krishnamachary, Pouria Bastani, "Case Study on Speed Failure Causes in a Microprocessor," IEEE Design & Test of Computers, vol. 25, no. 3, pp. 224-230, May-June, 2008. | |||
| BibTex | x | ||
| @article{ 10.1109/MDT.2008.61, author = {Kip Killpack and Suriyaprakash Natarajan and Arun Krishnamachary and Pouria Bastani}, title = {Case Study on Speed Failure Causes in a Microprocessor}, journal ={IEEE Design & Test of Computers}, volume = {25}, number = {3}, issn = {0740-7475}, year = {2008}, pages = {224-230}, doi = {http://doi.ieeecomputersociety.org/10.1109/MDT.2008.61}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - IEEE Design & Test of Computers TI - Case Study on Speed Failure Causes in a Microprocessor IS - 3 SN - 0740-7475 SP224 EP230 EPD - 224-230 A1 - Kip Killpack, A1 - Suriyaprakash Natarajan, A1 - Arun Krishnamachary, A1 - Pouria Bastani, PY - 2008 KW - cross-coupling noise KW - multiple-input switching KW - voltage droop KW - silicon debug KW - critical path KW - microprocessor KW - diagnosis KW - marginality VL - 25 JA - IEEE Design & Test of Computers ER - | |||
1. B. Gottlieb et al., "Silicon Debug: What Do You Do When Your ASIC Does Not Work as Fast as Expected?," presented at 41st Design Automation Conf., 2004.
2. K. Killpack, C. Kashyap, and E. Chiprout, "Silicon Speed Path Measurement and Feedback into EDA Flows," Proc. 44th Design Automation Conf., ACM Press, 2007, pp. 390-395.
3. K. Killpack, "A Fast Tolerance-Based Incremental Timing Analysis Algorithm," Proc. ACM/IEEE Int'l Workshop Timing Issues in the Specification and Synthesis of Digital Systems, 2007, pp. 137-142.
4. A. Agarwal, D. Blaauw, and F. Dartu, "Statistical Gate Delay Model Considering Multiple Input Switching," Proc. 41st Design Automation Conf., ACM Press, 2004, pp. 658-663.
5. J. Sridharan and T. Chen, "Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis," Proc. Int'l Conf. VLSI Design, IEEE CS Press, 2006, pp. 323-328.
6. A. Kahng, S. Muddu, and E. Sarto, "On Switch Factor Based Analysis of Coupled RC Interconnects," Proc. 37th Design Automation Conf., ACM Press, 2000, pp. 79-84.
7. I. Keller, K. Tseng, and N.K. Verghese, "A Robust Cell-Level Crosstalk Delay Change Analysis," Proc. Int'l Conf. Computer-Aided Design (ICCAD), IEEE CS Press, 2004, pp. 147-154.
8. S. Pant and E. Chiprout, "Power Grid Physics and Implications for CAD," Proc. 43rd Design Automation Conf., ACM Press, 2006, pp. 199-204.

