The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January-February (2008 vol.25)
pp: 76-86
Daniele Rossi , University of Bologna
André K. Nieuwland , NXP Semiconductors
Cecilia Metra , University of Bologna
ABSTRACT
As device geometries shrink and power supply voltages decrease, simultaneous switching noise (SSN) is having a detrimental effect on IC reliability. This article analyzes the impact of different bus transitions on SSN. Transitions involving the same number of switching signals, but with different placement of switching wires (different switching patterns) within the bus, can induce considerably different levels of SSN. The authors evaluate how SSN varies as a function of the number of switching wires, for different values of wire capacitances. They find that a piecewise linear dependency exists between the SSN and the number of switching wires when the coupling capacitance between adjacent wires is taken into account. Additionally, they analyze the impact of the switching patterns on the effectiveness of the coding techniques that are often proposed to reduce the amount of switching wires and hence SSN. They show that switching-pattern and layout considerations have a significant impact on coding performance. The authors perform their analysis considering realistic bus and power supply network models, both implemented using standard 0.13-micron CMOS technology.
INDEX TERMS
simultaneous switching noise, bus layout, coding techniques, IC, system reliability, switching patterns, power supply network
CITATION
Daniele Rossi, André K. Nieuwland, Cecilia Metra, "Simultaneous Switching Noise: The Relation between Bus Layout and Coding", IEEE Design & Test of Computers, vol.25, no. 1, pp. 76-86, January-February 2008, doi:10.1109/MDT.2008.25
REFERENCES
1. F. Caignet, S. Delams-Bendhia, and E. Sicard, "The Challenge of Signal Integrity in Deep-Submicrometer CMOS Technology," Proc. IEEE, vol. 89, no. 4, Apr. 2001, pp. 556—573.
2. K.T. Tang and E.G. Friedman, "Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 10, no. 4, Aug. 2002, pp. 487—493.
3. P. Heydari and M. Pedram, "Ground Bounce in VLSI Circuits," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 11, no. 2, Apr. 2003, pp. 180—193.
4. C. Metra, M. Favalli, and B. Riccò, "Self-Checking Detection and Diagnosis Scheme for Transient, Delay and Crosstalk Faults Affecting Bus Lines," IEEE Trans. Computers, vol. 49, no. 6, June 2000, pp. 560—574.
5. R. Hegde and N.R. Shanbhag, "Toward Achieving Energy Efficiency in Presence of Deep Submicron Noise," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 4, Aug. 2000, pp. 379—391.
6. D. Rossi et al., "Exploiting ECC Redundancy to Minimize Crosstalk Impact," IEEE Design &Test, vol. 22, no. 1, Jan.—Feb. 2005, pp. 59—70.
7. C.L. Chen and B.W. Curran, "Switching Codes for Delta-I Noise Reduction," IEEE Trans. Computers, vol. 45, no. 9, Sept. 1996, pp. 1017—1021.
8. D. Rossi, C. Steiner, and C. Metra, "Analysis of the Impact of Bus Implemented EDCs on On-Chip SSN," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE Press, 2006, pp. 59—64.
9. M.R. Stan and W.P. Burleson, "Bus-Invert Coding for Low-Power I/O," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 3, no. 1, Mar. 1995, pp. 49—58.
10. S.R. Sridhara and N.R. Shanbhag, "Coding for System-on-Chip: A Unified Framework," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, June 2005, pp. 655—667.
11. A.K. Nieuwland et al., "Coding Techniques for Low Switching Noise in Fault Tolerant Busses," Proc. 11th IEEE Int'l On-Line Testing Symp. (IOLTS 05), IEEE CS Press, 2005, pp. 183—189.
12. D. Rossi et al., "Impact of ECCs on Simultaneous Switching Output Noise for On-Chip Busses of High Reliability Systems," Proc. 10th IEEE Int'l On-Line Testing Symp. (IOLTS 04), IEEE CS Press, 2004, pp. 135—140.
26 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool