This Article 
 Bibliographic References 
 Add to: 
Low-Impact Processor for Dynamic Runtime Power Management
January-February 2008 (vol. 25 no. 1)
pp. 52-62
Jorgen Peddersen, University of New South Wales
Sri Parameswaran, University of New South Wales
This article illustrates a low-impact, general method for power and energy management of embedded computing systems. Small counters are added to a system to estimate power and energy consumption of the processor and peripherals in parallel with their execution. This methodology has been applied to an existing 32-bit processor, and a range of benchmarks have demonstrated an average power error of 2%, and an energy estimation error of less than 1.5%. The system adds little impact to the design, with only a 4.9% increase in chip area and a 3% increase in average power consumption. The authors showcase the system by processing a few frames of differing JPEG images, and providing an application that dynamically manages power using the proposed approach.

1. M. Pedram and Q. Wu, "Design Considerations for Battery-Powered Electronics," Proc. 36th Design Automation Conf. (DAC 99), ACM Press, 1999, pp. 861—866.
2. J. Flinn and M. Satyanarayanan, "Energy-Aware Adaptation for Mobile Applications," Proc. 17th ACM Symp. Operating Systems Principles (SOSP 99), ACM Press, 1999, pp. 48—63.
3. V. Raghunathan et al., "Energy-Aware Wireless Systems with Adaptive Power-Fidelity Tradeoffs," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 2, Feb 2005, pp. 211—225.
4. F. Bellosa, The Case for Event-Driven Energy Accounting, tech. report TR-I4-01-07, Dept. of Computer Science, Univ. of Erlangen, Germany, 2001.
5. A. Bogliolo, L. Benini, and G. De Micheli, "Regression-Based RTL Power Modeling," ACM Trans. Design Automation of Electronic Systems, vol. 5, no. 3, July 2000, pp. 337—372.
6. J. Rabaey and M. Pedram eds. Low-Power Design Methodologies, Kluwer Academic, 1996.
7. S. Nikolaidis, and T. Laopoulos, "Instruction-Level Power Consumption Estimation of Embedded Processors for Low-Power Applications," Computer Standards and Interfaces, vol. 24, no. 2, June 2002, pp. 133—137.
8. M. Martonosi, V. Tiwari, and D. Brooks, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 83—94.
9. C. Poellabauer, L. Singleton, and K. Schwan, "Feedback-Based Dynamic Voltage and Frequency Scaling for Memory-Bound Real-Time Applications," Proc. 11th IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS 05), IEEE CS Press, 2005, pp. 234—243.
10. G. Contreras and M. Martonosi, "Power Prediction for Intel XScale Processors Using Performance Monitoring Unit Events," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 05), IEEE Press, 2005, pp. 221—226.
11. J. Haid et al., "Runtime Energy Estimation in System-on-a-Chip Designs," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC 03), ACM Press, 2003, pp. 595—599.
12. J. Peddersen et al., "Rapid Embedded Hardware/Software System Generation," Proc. 18th Int'l Conf. VLSI Design (VLSID 05), IEEE CS Press, 2005, pp. 111—116.

Index Terms:
power estimation, macromodeling, counters, energy aware, low-impact processor, runtime power management
Jorgen Peddersen, Sri Parameswaran, "Low-Impact Processor for Dynamic Runtime Power Management," IEEE Design & Test of Computers, vol. 25, no. 1, pp. 52-62, Jan.-Feb. 2008, doi:10.1109/MDT.2008.23
Usage of this product signifies your acceptance of the Terms of Use.