This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Time-Division-Multiplexed Test Delivery for NoC Systems
January-February 2008 (vol. 25 no. 1)
pp. 44-51
John Mark Nolen, Texas A&M University
Rabi N. Mahapatra, Texas A&M University
Much current research has focused on employing networks on chips (NoCs) for communication among numerous cores on large-scale SoCs. One side benefit of such designs is the potential to use this communication infrastructure with little modification for manufacturing test delivery. This article presents a test-scheduling approach for such designs that minimizes test time through high-speed test delivery over the network and lower-rate test execution at the target cores. To achieve this, the authors interleave test data over the network via time-division multiplexing (TDM). To demonstrate the utility of this approach, they present a test-scheduling algorithm and a simulated test case from ITC 2002 SoC benchmarks. The results show significant test time and I/O savings when compared to a single-clock approach.

1. L. Benini and G. DeMicheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002, pp. 70—78.
2. E. Cota et al., "Power-Aware NoC Reuse on the Testing of Core-Based Systems," Proc. Int'l Test Conf. (ITC 03), IEEE CS Press, 2003, pp. 612—621.
3. C. Liu et al., "Test Scheduling for Network-on-Chip with BIST and Precedence Constraints," Proc. Int'l Test Conf. (ITC 04), IEEE CS Press, 2004, pp. 1369—1377.
4. K. Goossens, J. Dielissen, and A. Radulescu, "Æthereal Network on Chip: Concepts, Architectures, and Implementations," IEEE Design &Test, vol. 22, no. 5, Sept.—Oct. 2005, pp. 414—421.
5. J.M. Nolen and R. Mahapatra, "A TDM Test Scheduling Method for Network-on-Chip Systems," Proc. 6th Int'l Workshop Microprocessor Test and Verification (MTV 05), IEEE CS Press, 2005, pp. 90—98.
6. E.J. Marinissen, V. Iyengar, and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs," Proc. Int'l Test Conf. (ITC 02), IEEE CS Press, 2003, pp. 519—528.
7. P. Bhojwani et al., "A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems," Proc. 18th Int'l Conf. VLSI Design (VLSID 05), IEEE CS Press, 2005, pp. 124—129.
1. E.J. Marinissen et al., "A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores," Proc. Int'l Test Conf. (ITC 98), IEEE CS Press, 1998, pp. 284—293.
2. Z. Ebadi and A. Ivanov, "Time Domain Multiplexed TAM: Implementation and Comparison," Proc. Design, Automation and Test in Europe Conf. (DATE 03), IEEE CS Press, 2003, pp. 732—737.
3. M. Nahvi and A. Ivanov, "Indirect Test Architecture for SoC Testing," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 7, July 2004, pp. 1128—1142.
4. B. Vermeulen et al., "Bringing Communication Networks on a Chip: Test and Verification Implications," IEEE Comm. Magazine, vol. 1, no. 9, Sept. 2003, pp. 74—81.
5. E. Cota et al., "Power-Aware NoC Reuse on the Testing of Core-Based Systems," Proc. Int'l Test Conf. (ITC 03), IEEE CS Press, 2003, pp. 612—621.
6. C. Liu et al., "Test Scheduling for Network-on-Chip with BIST and Precedence Constraints," Proc. Int'l Test Conf. (ITC 04), IEEE CS Press, 2004, pp. 1369—1377.
7. J.M. Nolen and R. Mahapatra, "A TDM Test Scheduling Method for Network-on-Chip Systems," Proc. 6th Int'l Workshop Microprocessor Test and Verification (MTV 05), IEEE CS Press, 2005, pp. 90—98.

Index Terms:
embedded-core testing, SoC, NoC, test access mechanism, TAM, scan test delivery, time-division multiplexing, TDM
Citation:
John Mark Nolen, Rabi N. Mahapatra, "Time-Division-Multiplexed Test Delivery for NoC Systems," IEEE Design & Test of Computers, vol. 25, no. 1, pp. 44-51, Jan.-Feb. 2008, doi:10.1109/MDT.2008.27
Usage of this product signifies your acceptance of the Terms of Use.