Subscribe
Issue No.06 - November-December (2007 vol.24)
pp: 556-569
Hamad Alrimeih , University of Victoria
Daler Rakhmatov , University of Victoria
ABSTRACT
This article presents a mixed hardware-software approach for balancing security and performance of cryptographic computations in embedded systems. The authors assume that the system employs elliptic-curve cryptography (ECC) for data protection. Specifically, they consider ECC based on elliptic curves over prime fields recommended by the National Institute of Standards and Technology (NIST). The authors study a system prototype that uses a flexible hardware processor for accelerating expensive ECC computations. Their approach supports multiple levels of security and performance, which allows the system to adapt to different application requirements.
INDEX TERMS
elliptic-curve cryptography, scalar multiplication, modular arithmetic, programmable hardware
CITATION
Hamad Alrimeih, Daler Rakhmatov, "Security-Performance Trade-offs in Embedded Systems Using Flexible ECC Hardware", IEEE Design & Test of Computers, vol.24, no. 6, pp. 556-569, November-December 2007, doi:10.1109/MDT.2007.204
REFERENCES
1. D. Hankerson, A. Menezes, and S. Vanstone, Guide to Elliptic Curve Cryptography, Springer, 2004.
2. Federal Information Processing (FIPS) 186-2, Digital Signature Standard (DSS), National Inst. of Standards and Technology, 2000.
3. S. Ors et al., "Hardware Implementation of an Elliptic Curve Processor over GF(p)," Proc. 14th IEEE Int'l Conf. Application-Specific Systems, Architecture and Processors (ASAP 03), IEEE CS Press, 2003, pp. 433-443.
4. W. Shuhua and Z. Yuefei, "A Timing-and-Area Tradeoff GF(p) Elliptic Curve Processor Architecture for FPGA," Proc. Int'l Conf. Communications, Circuits and Systems, IEEE Press, 2005, pp. 1308-1312.
5. A. Satoh and K. Takano, "A Scalable Dual-Field Elliptic Curve Cryptographic Processor," IEEE Trans. Computers, vol. 52, no. 4, Apr. 2003, pp. 449-460.
6. G. Orlando and C. Paar, "A Scalable GF(p) Elliptic Curve Processor Architecture for Programmable Hardware," Proc. 3rd Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 01), LNCS 2162, Springer, 2001, pp. 348-363.
7. S. Xu and L. Batina, "Efficient Implementation of Elliptic Curve Cryptosystems on an ARM7 with Hardware Accelerator," Proc. 4th Int'l Information Security Conf. (ISC 01), LNCS 2200, Springer, 2001, pp. 266-279.
8. J. Wolkerstorfer, "Dual-Field Arithmetic Unit for GF(p) and GF(2m)," Proc. 4th Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 02), LNCS 2523, Springer, 2002, pp. 500-514.
9. A. Daly et al., "An FPGA Implementation of a GF(p) ALU for Encryption Processors," Microprocessors and Microsystems, vol. 28, no. 5-6, 2004, pp. 253-260.
10. K. Sakiyama et al., "Reconfigurable Modular Arithmetic Logic Unit for High-Performance Public-Key Cryptosystems," Proc. Int'l Workshop Applied Reconfigurable Computing (ARC 06), LNCS 3985, Springer, 2006, pp. 347-357.
11. I. Blake, G. Seroussi, and N. Smart eds. Advances in Elliptic Curve Cryptography, Cambridge Univ. Press, 2005.
12. K. Ananyi, and D. Rakhmatov, "Design of a Reconfigurable Processor for NIST Prime Field ECC," Proc. 14th Ann. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM 06), IEEE CS Press, 2006, pp. 333-334.