The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - September-October (2007 vol.24)
pp: 418-428
Paul Teehan , University of British Columbia
Mark Greenstreet , University of British Columbia
Guy Lemieux , University of British Columbia
ABSTRACT
Large digital systems increasingly feature global asynchronous interconnects and multiple clock domains. Thus, they are globally asynchronous, locally synchronous (GALS) designs. The authors identify three emerging GALS design styles, present examples of each, survey related research, and describe practical implementation issues. They also discuss the obstacles hindering widespread adoption of GALS design and conclude that CAD support will soon follow the increasing industry interest in this area.
INDEX TERMS
globally asynchronous, locally synchronous (GALS); clock domains; synchronization; pausible clocks; asynchronous; loosely synchronous
CITATION
Paul Teehan, Mark Greenstreet, Guy Lemieux, "A Survey and Taxonomy of GALS Design Styles", IEEE Design & Test of Computers, vol.24, no. 5, pp. 418-428, September-October 2007, doi:10.1109/MDT.2007.151
REFERENCES
1. R. Saleh et al., , "System-on-Chip: Reuse and Integration," Proc. IEEE, vol. 94, no. 6, June 2006, pp. 1050–1069.
2. A.M. Scott et al., "Asynchronous On-Chip Communication: Explorations on the Intel PXA27x Processor Peripheral Bus," Proc. 13th IEEE Int'l Symp. Asynchronous Circuits and Systems (ASYNC 07), IEEE CS Press, 2007, pp. 60–72.
3. A. Iyer and D. Marculescu, "Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors," Proc. 29th Ann. Int'l Symp. Computer Architecture (ISCA 02), IEEE CS Press, 2002, pp. 158–168.
4. G. Semeraro et al., "Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling," Proc. 8th Int'l Symp. High-Performance Computer Architecture (HPCA 02), IEEE CS Press, 2004, pp. 29–40.
5. Y. Zhu, D.H. Albonesi, and A. Buyuktosunoglu, "A High Performance, Energy Efficient GALS Processor Microarchitecture with Reduced Implementation Complexity," Proc. IEEE Int'l Symp. Performance Analysis of Systems and Software (ISPASS 05), IEEE CS Press, 2005, pp. 42–53.
6. A. Chattopadhyay and Z. Zilic, "GALDS: A Complete Framework for Designing Multiclock ASICs and SoCs," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, June 2005, pp. 641–654.
7. T.J. Chaney and C.E. Molnar, "Anomalous Behavior of Synchronizer and Arbiter Circuits," IEEE Trans. Computers, vol. C–22, no. 4, Apr. 1973, pp. 421–422.
8. R. Ginosar, "Fourteen Ways to Fool Your Synchronizer," Proc. 9th IEEE Int'l Symp. Asynchronous Circuits and Systems (ASYNC 03), IEEE CS Press, 2003, pp. 89–96.
9. F.K. Gurkaynak et al., "GALS at ETH Zurich: Success or Failure?," Proc. 12th IEEE Int'l Symp. Asynchronous Circuits and Systems (ASYNC 06), IEEE CS Press, 2006, pp. 150–159.
10. J. Muttersbach, T. Villiger, and W. Fichtner, "Practical Design of Globally-Asynchronous Locally-Synchronous Systems," Proc. 6th Int'l Symp. Advanced Research in Asynchronous Circuits and Systems (ASYNC 00), IEEE CS Press, 2000, pp. 52–59.
11. A. Lines, "Asynchronous Interconnect for Synchronous SoC Design," IEEE Micro, vol. 24, no. 1, Jan.-Feb. 2004, pp. 32–41.
12. D.G. Messerschmitt, "Synchronization in Digital System Design," IEEE J. Selected Areas in Communications, vol. 8, no. 8, Oct. 1990, pp. 1404–1419.
13. S. Vangal et al., "An 80-Tile 1.28TFLOPS Network-on-Chip in 65 nm CMOS," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 07), IEEE Press, 2007, pp. 98–99, 589.
14. M.W. Heath, W.P. Burleson, and I.G. Harris, "Synchro-tokens: A Deterministic GALS Methodology for Chip-Level Debug and Test," IEEE Trans. Computers, vol. 54, no. 12, Dec. 2005, pp. 1532–1546.
15. J. Sparsø, "Asynchronous Circuit Design –A Tutorial," Principles of Asynchronous Circuit Design: A Systems Perspective, J. Sparsø, and S. Furber eds. Kluwer Academic Publishers, 2001, pp. 1–152.
16. I.E., Sutherland, "Micropipelines," Comm. ACM, vol. 32, no. 6, June 1989, pp. 720–738.
17. D.M. Chapiro, "Globally-Asynchronous Locally-Synchronous Systems," doctoral dissertation Dept. of Computer Science, Stanford Univ., 1984.
18. K.Y. Yun and R.P. Donohue, "Pausible Clocking: A First Step toward Heterogeneous Systems," Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD 96), IEEE CS Press, 1996, pp. 118–123.
19. K.Y. Yun and A.E. Dooply, "Pausible Clocking-Based Heterogeneous Systems," IEEE Trans. Very Large Scale Integration (VSLI) Systems, vol. 7, no. 4, Dec. 1999, pp. 482–488.
20. D.S. Bormann and P.Y.K. Cheung, "Asynchronous Wrapper for Heterogeneous Systems," Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD 97), IEEE CS Press, 1997, pp. 307–314.
21. J. Mekie, S. Chakraborty, and D.K. Sharma, "Evaluation of Pausible Clocking for Interfacing High Speed IP Cores in GALS Framework," Proc. 17th Int'l Conf. VLSI Design, IEEE CS Press, 2004, pp. 559–564.
22. R. Mullins and S. Moore, "Demystifying Data-Driven and Pausible Clocking Schemes," Proc. 13th IEEE Int'l Symp. Asynchronous Circuits and Systems (ASYNC 07), IEEE CS Press, 2007, pp. 175–185.
23. A.J. Winstanley, A. Garivier, and M.R. Greenstreet, "An Event Spacing Experiment," Proc. 8th Int'l Symp. Asynchronous Circuits and Systems (ASYNC 02), IEEE CS Press, 2002, pp. 47–56.
24. J.N. Seizovic, "Pipeline Synchronization," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems (ASYNC 94), IEEE CS Press, 1994, pp. 87–96.
25. N.J. Boden et al., "Myrinet: A Gigabit-Per-Second Local Area Network," IEEE Micro, vol. 15, no. 1, Jan.-Feb. 1995, pp. 29–36.
26. T. Chelcea and S.M. Nowick, "Robust Interfaces for Mixed-Timing Systems," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 12, no. 8, Aug. 2004, pp. 857–873.
27. U. Cummings, "PivotPoint: Clockless Crossbar Switch for High-Performance Embedded Systems," IEEE Micro, vol. 24, no. 2, Mar.-Apr. 2004, pp. 48–59.
28. B.R. Quinton, M.R. Greenstreet, and S.J.E. Wilton, "Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow," Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD 05), IEEE CS Press, 2005, pp. 267–274.
29. J. Bainbridge and S. Furber, "Chain: A Delay-Insensitive Chip Area Interconnect," IEEE Micro, vol. 22, no. 5, Sept./Oct. 2002, pp. 16–23.
30. D. Kinniment, K. Heron, and G. Russell, "Measuring Deep Metastability," Proc. 12th IEEE Int'l Symp. Asynchronous Circuits and Systems (ASYNC 06), IEEE CS Press, 2006, pp. 2–11.
31. S. Yang and M.R. Greenstreet, "Computing Synchronizer Failure Probabilities," Proc. Design, Automation and Test in Europe Conf. (DATE 07), ACM Press, 2007, pp. 1361–1366.
32. S. Yang and M.R. Greenstreet, "Simulating Improbable Events," Proc. 44th Design Automation Conf. (DAC 07), ACM Press, 2007, pp. 154–157.
33. A. Agiwal and M. Singh, "An Architecture and a Wrapper Synthesis Approach for Multi-clock Latency-Insensitive Systems," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD 05), IEEE CS Press, 2005, pp. 1006–1013.
34. M.R. Greenstreet, "Implementing a STARI chip," IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD 95), IEEE CS Press, 1995, pp. 38–43.
35. A. Chakraborty and M.R. Greenstreet, "Efficient Self-Timed Interfaces for Crossing Clock Domains," Proc. 9th IEEE Int'l Symp. Asynchronous Circuits and Systems (ASYNC 03), IEEE CS Press, 2003, pp. 78–88.
16 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool