|
| This Article | ||
| | ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Tim Cheng, "Cocktail approach to functional verification," IEEE Design & Test of Computers, vol. 24, no. 2, pp. 108, March-April, 2007. | |||
| BibTex | x | ||
| @article{ 10.1109/MDT.2007.42, author = {Tim Cheng}, title = {Cocktail approach to functional verification}, journal ={IEEE Design & Test of Computers}, volume = {24}, number = {2}, issn = {0740-7475}, year = {2007}, pages = {108}, doi = {http://doi.ieeecomputersociety.org/10.1109/MDT.2007.42}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - IEEE Design & Test of Computers TI - Cocktail approach to functional verification IS - 2 SN - 0740-7475 SP EP EPD - 108 A1 - Tim Cheng, PY - 2007 KW - functional verification KW - validation KW - SiP KW - multiprocessor SoC KW - BISR VL - 24 JA - IEEE Design & Test of Computers ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2007.42
Functional verification remains a major bottleneck of the design process. One approach to combating this bottleneck is to combine multiple, complementary techniques. This issue examines recent progress in this direction. The issue also includes two Perspectives articles: an extended summary of a report on system-in-package technology by the FSA SiP subcommittee, and a discussion on challenges and new requirements for effective validation of future system chips. Finally, this issue includes an article on memory built-in self-repair (BISR) and a roundtable on the future of multiprocessor SoC.
Index Terms:
functional verification, validation, SiP, multiprocessor SoC, BISR
Citation:
Tim Cheng, "Cocktail approach to functional verification," IEEE Design & Test of Computers, vol. 24, no. 2, pp. 108, March-April 2007, doi:10.1109/MDT.2007.42
Usage of this product signifies your acceptance of the Terms of Use.

