Issue No.04 - July/August (2006 vol.23)
Alberto Valdes-Garcia , IBM Research
Edgar S?nchez-Sinencio , Texas A&M University
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2006.100
This article describes a set of on-chip testing techniques and their application to integrated wireless RF transceivers. The objective is to reduce final product cost and accelerate time to market by providing means of testing the entire transceiver system as well as its major building blocks without using off-chip analog or RF instrumentation. On-chip test devices fabricated in a standard CMOS process and experimentally evaluated support the proposed test strategy.
Wireless Transceivers, Loop-back test, RF test, Built-in test
Alberto Valdes-Garcia, Edgar S?nchez-Sinencio, "On-Chip Testing Techniques for RF Wireless Transceivers", IEEE Design & Test of Computers, vol.23, no. 4, pp. 268-277, July/August 2006, doi:10.1109/MDT.2006.100