The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - September/October (2005 vol.22)
pp: 404-413
Partha Pratim Pande , Washington State University
Cristian Grecu , University of British Columbia
Andr? Ivanov , University of British Columbia
Resve Saleh , University of British Columbia
Giovanni De Micheli , Ecole Polytechnique Federale de Lausanne
ABSTRACT
For networks on chips to succeed as the next generation of on-chip interconnect, researchers must solve the major problems involved in designing, implementing, verifying, and testing them. This article surveys the latest NoC architectures, methods, and tools and shows what must happen to make NoCs part of a viable future.
INDEX TERMS
VLSI, VLSI Systems, Automatic synthesis, Reliability, Testing, and Fault-Tolerance
CITATION
Partha Pratim Pande, Cristian Grecu, Andr? Ivanov, Resve Saleh, Giovanni De Micheli, "Design, Synthesis, and Test of Networks on Chips", IEEE Design & Test of Computers, vol.22, no. 5, pp. 404-413, September/October 2005, doi:10.1109/MDT.2005.108
25 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool