This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Automatic Technique for Optimizing Reed-Solomon Codes to Improve Fault Tolerance in Memories
January/February 2005 (vol. 22 no. 1)
pp. 50-58
Gustavo Neuberger, Federal University of Rio Grande do Sul
Fernanda Gusmao de Lima Kastensmidt, Federal University of Rio Grande do Sul
Ricardo Reis, Federal University of Rio Grande do Sul
Editors' note: Modern SoC architectures manufactured at ever-decreasing geometries use multiple embedded memories. Error detection and correction codes are becoming increasingly important to improve the fault tolerance of embedded memories. This article focuses on automatically optimizing classical Reed-Solomon codes by selecting the appropriate code polynomial and set of used symbols.
—Dimitris Gizopoulos, University of Piraeus; and Yervant Zorian, Virage Logic
Citation:
Gustavo Neuberger, Fernanda Gusmao de Lima Kastensmidt, Ricardo Reis, "An Automatic Technique for Optimizing Reed-Solomon Codes to Improve Fault Tolerance in Memories," IEEE Design & Test of Computers, vol. 22, no. 1, pp. 50-58, Jan.-Feb. 2005, doi:10.1109/MDT.2005.2
Usage of this product signifies your acceptance of the Terms of Use.