The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.06 - November/December (2004 vol.21)
pp: 484-493
Young-Il Kim , Korea Advanced Institute of Science and Technology
Chong-Min Kyung , Korea Advanced Institute of Science and Technology Integrated Circuit Design Education Center
ABSTRACT
<it>Editor's note:</it> This hybrid dynamic simulation scheme implements part of the simulator in software running on a processor and maps the rest onto a programmable hardware accelerator. An algorithm for hardware synthesis of behavioral testbenches enables better partitions, resulting in lower communication costs between the two components. <it>—Sharad Malik, Princeton University</it>
CITATION
Young-Il Kim, Chong-Min Kyung, "TPartition: Testbench Partitioning for Hardware-Accelerated Functional Verification", IEEE Design & Test of Computers, vol.21, no. 6, pp. 484-493, November/December 2004, doi:10.1109/MDT.2004.101
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool