The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - September/October (2004 vol.21)
pp: 368-377
Alexander Maxiaguine , Swiss Federal Institute of Technology
Samarjit Chakraborty , National University of Singapore
Simon K? , Swiss Federal Institute of Technology
Lothar Thiele , Swiss Federal Institute of Technology
ABSTRACT
<em>Editors' note:</em>Scheduling on-chip resources using analytical techniques is becoming increasingly important in multimedia processing. This article presents an analytical framework for designing and evaluating schedulers for SoC multimedia platforms. The modeling technique subsumes standard event models used in real-time scheduling and accurately captures the variability in task execution requirements.<div>--<em>Radu Marculescu, Carnegie Mellon University; and Petru Eles, Linköping University</em></div>
CITATION
Alexander Maxiaguine, Samarjit Chakraborty, Simon K?, Lothar Thiele, "Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms", IEEE Design & Test of Computers, vol.21, no. 5, pp. 368-377, September/October 2004, doi:10.1109/MDT.2004.60
39 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool