This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Logic Synthesis for Manufacturability
May/June 2004 (vol. 21 no. 3)
pp. 192-199
Alessandra Nardi, University of California, Berkeley
Alberto L. Sangiovanni-Vincentelli, University of California, Berkeley
Typically, design optimization during synthesis is for area and/or performance, while optimization for yield occurs at the layout level. To obtain more effective yield improvement, this article proposes elevating the abstraction level for yield optimization by introducing an interesting approach to yield-driven logic synthesis.
Citation:
Alessandra Nardi, Alberto L. Sangiovanni-Vincentelli, "Logic Synthesis for Manufacturability," IEEE Design & Test of Computers, vol. 21, no. 3, pp. 192-199, May-June 2004, doi:10.1109/MDT.2004.15
Usage of this product signifies your acceptance of the Terms of Use.