This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification
March/April 2004 (vol. 21 no. 2)
pp. 84-93
Allon Adir, IBM Research Lab, Haifa
Eli Almog, IBM Research Lab, Haifa
Laurent Fournier, IBM Research Lab, Haifa
Eitan Marcus, IBM Research Lab, Haifa
Michal Rimon, IBM Research Lab, Haifa
Michael Vinov, IBM Research Lab, Haifa
Avi Ziv, IBM Research Lab, Haifa
Historically, IBM's random test-program generation (RTPG) methodology has tightly coupled architectural information with the TPG tool. Model-based TPG removes this architecture dependency and provides a generic solution to functional testbench generation. Genesys-Pro, the second-generation model-based TPG tool, has many improvements over its predecessor, Genesys, including greater expressive power in the test template language and more constraint-solving processing power.
Citation:
Allon Adir, Eli Almog, Laurent Fournier, Eitan Marcus, Michal Rimon, Michael Vinov, Avi Ziv, "Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification," IEEE Design & Test of Computers, vol. 21, no. 2, pp. 84-93, March-April 2004, doi:10.1109/MDT.2004.1277900
Usage of this product signifies your acceptance of the Terms of Use.