The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.06 - November/December (2003 vol.20)
pp: 26-36
Satish K. Bandapati , University of Missouri-Rolla
Scott C. Smith , University of Missouri-Rolla
Minsu Choi , University of Missouri-Rolla
ABSTRACT
<p><it>Editor's note:</it> This article presents various 4-bit × 4-bit unsigned multipliers designed using the delay-insensitive null convention logic paradigm. Simulation results show a large variance in circuit performance in terms of power, area, and speed. This study will serve as a good reference for designers who wish to accomplish high-performance, low-power implementations of clockless digital VLSI circuits.</p><p><it>—Yong-Bin Kim, Northeastern University</it></p>
CITATION
Satish K. Bandapati, Scott C. Smith, Minsu Choi, "Design and Characterization of Null Convention Self-Timed Multipliers", IEEE Design & Test of Computers, vol.20, no. 6, pp. 26-36, November/December 2003, doi:10.1109/MDT.2003.1246161
19 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool