This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Power-Conscious Test Synthesis and Scheduling
July/August 2003 (vol. 20 no. 4)
pp. 48-55
Nicola Nicolici, McMaster University
Bashir M. Al-Hashimi, University of Southampton

BIST increases circuit activity and hence power in data path circuits. The voltage drop that occurs during testing causes some good circuits to fail the testing process, leading to unnecessary manufacturing yield loss. Addressing this problem, the authors show how test synthesis and test scheduling affect power dissipation and present new power-conscious algorithms.

Citation:
Nicola Nicolici, Bashir M. Al-Hashimi, "Power-Conscious Test Synthesis and Scheduling," IEEE Design & Test of Computers, vol. 20, no. 4, pp. 48-55, July-Aug. 2003, doi:10.1109/MDT.2003.1214352
Usage of this product signifies your acceptance of the Terms of Use.