This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield
May/June 2003 (vol. 20 no. 3)
pp. 58-66
Yervant Zorian, Virage Logic
Samvel Shoukourian, Virage Logic

Editor?s note:

Today?s complex SoCs need sophisticated infrastructure IP, not only to test and diagnose embedded memories but also to repair them and improve fabrication yield. The authors? solution integrates memory IP with test and repair IP in a composite infrastructure IP that ensures manufacturing and field repair efficiency and optimizes SoC yield.
--Paolo Prinetto, Politecnico di Torino

Citation:
Yervant Zorian, Samvel Shoukourian, "Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield," IEEE Design & Test of Computers, vol. 20, no. 3, pp. 58-66, May-June 2003, doi:10.1109/MDT.2003.1198687
Usage of this product signifies your acceptance of the Terms of Use.