The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/February (2003 vol.20)
pp: 60-67
Florence Aza? , LIRMM, University of Montpellier
Yves Bertrand , LIRMM, University of Montpellier
Michel Renovell , LIRMM, University of Montpellier
Andr? Ivanov , University of British Columbia
Sassan Tabatabaei , University of British Columbia
ABSTRACT
<p>Traditional functional testing of mixed-signal ICs is slow and requires costly, dedicated test equipment. The authors update the standard PLL architecture to allow simple digital testing. The all-digital strategy yields catastrophic fault coverage as high as that of the classical functional test, plus it is fast, extremely simple to implement, and requires only standard digital test equipment.</p>
CITATION
Florence Aza?, Yves Bertrand, Michel Renovell, Andr? Ivanov, Sassan Tabatabaei, "An All-Digital DFT Scheme for Testing Catastrophic Faults in PLLs", IEEE Design & Test of Computers, vol.20, no. 1, pp. 60-67, January/February 2003, doi:10.1109/MDT.2003.1173054
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool