This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Leakage and Process Variation Effects in Current Testing on Future CMOS Circuits
September/October 2002 (vol. 19 no. 5)
pp. 36-43

Barriers to technology scaling, such as leakage and parameter variations, challenge the effectiveness of current-based test techniques. This correlative multi-parameter test approach improves current testing sensitivity, exploiting dependencies of transistor and circuit leakage on operating frequency, temperature, and body bias to discriminate fast but intrinsically leaky ICs from defective ones.

Citation:
Ali Keshavarzi, James W. Tschanz, Siva Narendra, Vivek De, W. Robert Daasch, Kaushik Roy, Manoj Sachdev, Charles F. Hawkins, "Leakage and Process Variation Effects in Current Testing on Future CMOS Circuits," IEEE Design & Test of Computers, vol. 19, no. 5, pp. 36-43, Sept.-Oct. 2002, doi:10.1109/MDT.2002.1033790
Usage of this product signifies your acceptance of the Terms of Use.