The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - September/October (2001 vol.18)
pp: 32-45
ABSTRACT
<p>Assembling a system on a chip using IP blocks is an error-prone, labor-intensive, and time-consuming process. Emerging high-level tools can help by automating many of the design tasks.</p>
CITATION
Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Ronoldo Wagner, Colleen Fellenz, Michael Muhlada, William R. Lee, Foster White, Jean-Marc Daveau, "Automating the Design of SOCs Using Cores", IEEE Design & Test of Computers, vol.18, no. 5, pp. 32-45, September/October 2001, doi:10.1109/54.953270
34 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool