This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design Methodology for a Large Communication Chip
July-September 2000 (vol. 17 no. 3)
pp. 86-94

The example chip operates with 14 externally provided system clocks plus four clocks recovered from input data streams and 36 corresponding internal clock domains. It also couples a large digital design to a mixed-signal part in physical design.

Citation:
Rolf Clauberg, Peter Buchmann, Andreas Herkersdorf, David J. Webb, "Design Methodology for a Large Communication Chip," IEEE Design & Test of Computers, vol. 17, no. 3, pp. 86-94, July-Sept. 2000, doi:10.1109/54.867899
Usage of this product signifies your acceptance of the Terms of Use.