The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - April-June (2000 vol.17)
pp: 94-99
ABSTRACT
<p>This strategy enhances the test port to let it operate with two clocks. One is used while accessing IEEE 1149.1-compliant features, the other while accessing chip manufacturing test features.</p>
CITATION
Dilip Bhavsar, "Synchronizing the IEEE 1149.1 Test Access Port for Chip-Level Testability", IEEE Design & Test of Computers, vol.17, no. 2, pp. 94-99, April-June 2000, doi:10.1109/54.844338
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool