This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Two High-Bandwidth Memory Bus Structures
January-March 1999 (vol. 16 no. 1)
pp. 42-52
Two approaches for next generation memory bus architecture, SLDRAM and Direct Rambus, are evaluated using a commercial analog circuit simulator to model transmission line behavior. Sources of error that degrade signal integrity, such as pulse amplitude attenuation, pulse width dependent skew or intersymbol interference, crosstalk, and clock to data skew are quantified to determine the operating margin of the two alternatives. Bus power dissipation is also considered. A fully loaded SLDRAM configuration is shown to have more timing margin than Direct Rambus.
Index Terms:
DRAM, SLDRAM, Direct Rambus, memory design
Citation:
Bruce Millar, Peter Gillingham, "Two High-Bandwidth Memory Bus Structures," IEEE Design & Test of Computers, vol. 16, no. 1, pp. 42-52, Jan.-March 1999, doi:10.1109/54.748804
Usage of this product signifies your acceptance of the Terms of Use.