This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Efficient Self-Recovering ASIC Design
October-December 1998 (vol. 15 no. 4)
pp. 25-35
The authors present a framework for tailoring fault tolerant approaches for both permanent and transient faults to the specific needs of an application. In particular, they address methodologies for encoding fault isolation properties in calculation duplication to allow permanent fault identification, an efficient approach to post-identification reconfiguration using graceful degradation instead of spares, and an error recovery technique which actually recovers from previously detected errors in parallel with future calculations, thus achieving zero-error latency. In conjunction, these techniques provide an efficient alternative to traditional triplication and rollback schemes, and allow significant tailoring of area/resiliency trade-offs for individual designs.
Citation:
Samuel N. Hamilton, Alex Orailoglu, "Efficient Self-Recovering ASIC Design," IEEE Design & Test of Computers, vol. 15, no. 4, pp. 25-35, Oct.-Dec. 1998, doi:10.1109/54.735924
Usage of this product signifies your acceptance of the Terms of Use.