This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Computer-Aided Design of Fault-Tolerant VLSI Systems
Fall 1996 (vol. 13 no. 3)
pp. 88-96
An ever increasing demand for affordable on-chip fault-tolerance, the inherent unreliability attendant upon very large scale integration (VLSI), and the overwhelming complexity of fault-tolerance have elevated the automatic design of fault-tolerant VLSI systems into a research problem of immediate practical relevance. In this paper, we will outline (i) a flexible methodology for compiling an algorithmic description into an equivalent fault-tolerant VLSI IC subject to an application specific policy for fault-tolerance and (ii) a framework that embodies this methodology. The framework subsumes algorithms for synthesizing self-recovering, fault-secure, and reliable VLSI ICs from high-level algorithmic descriptions.
Index Terms:
Fault-Tolerance, High Level Synthesis, CAD
Citation:
Ramesh Karri, Karin Hogstedt, Alex Orailoglu, "Computer-Aided Design of Fault-Tolerant VLSI Systems," IEEE Design & Test of Computers, vol. 13, no. 3, pp. 88-96, Fall 1996, doi:10.1109/54.536099
Usage of this product signifies your acceptance of the Terms of Use.