This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IDDQ Test and Diagnosis of CMOS Circuits
Winter 1995 (vol. 12 no. 4)
pp. 60-67
Realistic faults must be targeted if high-quality test and diagnosis of CMOS circuits are desired. We propose a strategy to generate high-quality IDDQ test patterns for bridging faults (BFs). We used a standard ATPG for stuck-at faults that adequately adapts to target bridging faults by IDDQ testing. The methodology applies to both combinational and sequential circuits using scan-path structures. We discuss the diagnosis capability of IDDQ test sets, as well as the addition of specifically generated vectors to improve diagnosability. Results on both test and diagnosis are provided for benchmark circuits.
Index Terms:
Circuit test, fault diagnosis, IDDQ testing, automatic test patter generation
Citation:
Eugeni Isern, Joan Figueras, "IDDQ Test and Diagnosis of CMOS Circuits," IEEE Design & Test of Computers, vol. 12, no. 4, pp. 60-67, Winter 1995, doi:10.1109/MDT.1995.473314
Usage of this product signifies your acceptance of the Terms of Use.