This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Designing Self-Timed Devices Using the Finite Automaton Model
Spring 1995 (vol. 12 no. 1)
pp. 14-23
A procedure of designing a self-timed device defined by the model of finite automaton is suggested. In accordance with the chosen automaton standard implementation structure from the automaton transition/output graph one derives the Signal Graph Specification that then is processed by the formal synthesis procedure for self-timed implementation. The design procedure is illustrated by two examples: Stack Memory and Counter with Constant Acknowledge Delay.
Citation:
Victor I. Varshavsky, Vyacheslav B. Marakhovsky, Vadim V. Smolensky, "Designing Self-Timed Devices Using the Finite Automaton Model," IEEE Design & Test of Computers, vol. 12, no. 1, pp. 14-23, Spring 1995, doi:10.1109/54.350685
Usage of this product signifies your acceptance of the Terms of Use.