This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Implementation-Independent Model of an Instruction Set Architecture in VHDL
July/September 1993 (vol. 10 no. 3)
pp. 42-54

A methodology using a VHDL (VHSIC hardware description language) to create executable models of computer architectures independent of implementation attributes is described. The authors present such a model of a processor architecture known as the WM as the first step in developing an implementation. Simulations using the model can provide performance measurements such as potential parallelism. The model can also serve as an architectural specification for the computer.

Citation:
Maximo H. Salinas, Barry W. Johnson, James H. Aylor, "Implementation-Independent Model of an Instruction Set Architecture in VHDL," IEEE Design & Test of Computers, vol. 10, no. 3, pp. 42-54, July-Sept. 1993, doi:10.1109/54.232471
Usage of this product signifies your acceptance of the Terms of Use.