This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Estimating the Complexity of Synthesized Designs from FSM Specifications
January/March 1993 (vol. 10 no. 1)
pp. 30-35

A procedure for estimating the complexity of synthesized designs from finite-state machine (FSM) specifications is described. Incorporating this estimate in the data path synthesis stage allows a trade-off between data path and control logic, resulting in high quality designs in terms of synthesized logic area. It is shown that the estimation process takes 650 to 3000 times less CPU time than the synthesis procedure.

Citation:
Biswadip Mitra, Preeti Panda, P. Pal Chaudhuri, "Estimating the Complexity of Synthesized Designs from FSM Specifications," IEEE Design & Test of Computers, vol. 10, no. 1, pp. 30-35, Jan.-March 1993, doi:10.1109/54.199802
Usage of this product signifies your acceptance of the Terms of Use.