The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January/March (1993 vol.10)
pp: 15-19
ABSTRACT
<p>It is argued that the development of semiconductor memories has reached a turning point. In the multimegabit dynamic random access memories (DRAMs) of the future, major factors contributing to the chip cost are process complexity, die size, equipment cost, and test cost. If conventional test methods are used, test costs will grow at an especially rapid rate. A memory test concept called the testing acceleration chip, which could reduce future test costs a hundredfold and yet maintain AC testing reliability, is presented.</p>
CITATION
Michihiro Inoue, Toshio Yamada, Atsushi Fujiwara, "A New Testing Acceleration Chip for Low-Cost Memory Tests", IEEE Design & Test of Computers, vol.10, no. 1, pp. 15-19, January/March 1993, doi:10.1109/54.199800
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool