This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Shortening the Design Cycle for Programmable Logic
October/December 1992 (vol. 9 no. 4)
pp. 40-50

X-BLOX, a software tool for mapping architecture-independent designs to field-programmable gate arrays (FPGAs), is described. X-BLOX synthesizes a delay- and area-efficient logic-level design from an input specification consisting of a network of generic modules. The tool automatically propagates partial data type specification, performs architecture-specific design optimization, and performs context-dependent module synthesis.

Citation:
Steven H. Kelem, Jorge P. Seidel, "Shortening the Design Cycle for Programmable Logic," IEEE Design & Test of Computers, vol. 9, no. 4, pp. 40-50, Oct.-Dec. 1992, doi:10.1109/54.173332
Usage of this product signifies your acceptance of the Terms of Use.