This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Behavioral Fault Simulator for Ideal
October/December 1992 (vol. 9 no. 4)
pp. 14-21

A method of performing fault simulation at the behavioral level by propagating faults through behavioral hardware descriptions is presented. The method is accurate because it uses fault models only at the gate level. Since it does not duplicate computations at the behavioral level for each fault, it is, on the average, faster than existing methods. Examples in the Ideal hardware description language are used to discuss the basis for a fast behavioral fault simulator.

Citation:
Ajay Khoche, S.D. Sherlekar, G. Venkatesh, R. Venkateswaran, "A Behavioral Fault Simulator for Ideal," IEEE Design & Test of Computers, vol. 9, no. 4, pp. 14-21, Oct.-Dec. 1992, doi:10.1109/54.173327
Usage of this product signifies your acceptance of the Terms of Use.