This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Pseudorandom Testing for Boundary-Scan Design with Built-In Self-Test
July/September 1991 (vol. 8 no. 3)
pp. 58-65

The design of a pseudorandom pattern generator for a boundary-scan chip with built-in self-test is described. The proposed test-generation procedure, together with a method of connecting the generator outputs and the primary inputs of the chip under test, ensures full pattern coverage. The authors show how to evaluate the choice of generator parameters and initial states when there are more flip-flops in the generator than bits in the test pattern.

Citation:
P. Nagvajara, M.G. Karpovsky, L.B. Levitin, "Pseudorandom Testing for Boundary-Scan Design with Built-In Self-Test," IEEE Design & Test of Computers, vol. 8, no. 3, pp. 58-65, July-Sept. 1991, doi:10.1109/54.84245
Usage of this product signifies your acceptance of the Terms of Use.